Utilization of DVTS for Power Dissipation in Submicron Fabrication
نویسندگان
چکیده
Power dissipation is one of the critical design factors in microelectronics industry which opens lot of space for advance development in deep sub micron fabrication techniques for the devices. Low power design reduces cooling cost and increases reliability, especially for high density systems. Moreover, it reduces the weight and size of portable devices. In order to achieve the aim, static and dynamic component plays the main role in power dissipation of CMOS circuits. With the advent of new generations, power consumption of modern digital integrated circuits becomes a serious issue which is increasing continuously. To overcome this problem, a new idea has been proposed which reduces the consumption of power directly by controlling the supply voltage and body biasing, dynamically, and this can be done by DVTS scheme. Hence, Dynamic Voltage and Threshold scaling scheme preserves the leakage power during the active mode of the circuit.
منابع مشابه
Low Power, Delay Optimized Buffer Design using 70nm CMOS Technology
This paper addresses the issues of power dissipation and propagation delay in CMOS buffers driving large capacitive loads and proposes a CMOS buffer design for improving power dissipation at optimized propagation delay. The reduction in power dissipation is achieved by minimizing short circuit power and subthreshold leakage power which is predominant when supply voltage (VDD) and threshold volt...
متن کاملLeakage Reduction ONOFIC Approach for Deep Submicron VLSI Circuits Design
Minimizations of power dissipation, chip area with higher circuit performance are the necessary and key parameters in deep submicron regime. The leakage current increases sharply in deep submicron regime and directly affected the power dissipation of the logic circuits. In deep submicron region the power dissipation as well as high performance is the crucial concern since increasing importance ...
متن کاملOptimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
Coupled switched capacitance causes crosstalk in ultra deep submicron/nanometer VLSI fabrication, which leads to power dissipation, delay faults, and logical malfunctions. We present the first memoryless transition bus-encoding technique for power minimization, errorcorrection, and elimination of crosstalk simultaneously. To accomplish this, we generalize balanced sampling plans avoiding adjace...
متن کاملLogical-Physical Co-design for Deep Submicron Circuits: Challenges and Solutions (Embedded Tutorial)
{ As IC fabrication capabilities extend down to sub-half-micron, the signiicance of interconnect delay and power dissipation can no longer be ignored. Existing enhancements to synthesis and physical design tools have not been able to solve the problem. The only remaining alternative is that tradeoos in logical and physical domains must be addressed in an integrated manner. Vast business opportu...
متن کاملFabrication, Characterization and Process Parameters Optimization of Electrospun 58S Bioactive Glass Submicron Fibers
Over the past decades, bioactive glass (BG) has been of a great interest in the bone regeneration field, due to its excellent biocompatibility, bioactivity and osteoconductivity. Herein, fabrication of bioactive glass as one-dimensional fibers by employing an Electrospinning process is reported. The Sol-Gel method was chosen considering the final fibers smoothness and homogeneity. Starting sol ...
متن کامل